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Abstract—B-spline based orbital representations are widely
used in Quantum Monte Carlo (QMC) simulations of solids,
historically taking as much as 50% of the total run time. Random
accesses to a large four-dimensional array make it challenging to
efficiently utilize caches and wide vector units of modern CPUs.
We present node-level optimizations of B-spline evaluations on
multi/many-core shared memory processors. To increase SIMD
efficiency and bandwidth utilization, we first apply data layout
transformation from array-of-structures to structure-of-arrays
(SoA). Then by blocking SoA objects, we optimize cache reuse
and get sustained throughput for a range of problem sizes.
We implement efficient nested threading in B-spline orbital
evaluation kernels, paving the way towards enabling strong
scaling of QMC simulations. These optimizations are portable
on four distinct cache-coherent architectures and result in up to
5.6x performance enhancements on Intel R© Xeon PhiTM processor
7250P (KNL), 5.7x on Intel R© Xeon PhiTM coprocessor 7120P,
10x on an Intel R© Xeon R© processor E5v4 CPU and 9.5x on
BlueGene/Q processor. Our nested threading implementation
shows nearly ideal parallel efficiency on KNL up to 16 threads.
We employ roofline performance analysis to model the impacts of
our optimizations. This work combined with our current efforts
of optimizing other QMC kernels, result in greater than 4.5x
speedup of miniQMC on KNL.
Index Terms—QMC, B-spline, SoA, AoSoA, vectorization,
cache-blocking data-layouts and roofline.
I. INTRODUCTION
With the advances in algorithms and growing computing
powers, quantum Monte Carlo (QMC) methods have become
a leading contender for high accuracy calculations for the
electronic structure of realistic systems. It is general and
applicable to a wide range of physical and chemical systems in
any dimension, boundary conditions etc. The favorable scaling
of O(N3) for an N -electron system and ample opportunities
for parallelization make QMC methods uniquely powerful
tools to study the electronic structure of realistic systems on
large-scale parallel computers. Despite the high computational
cost of the method, this scalability has enabled calculations
on a wide variety of systems, including large molecules [1],
layered materials such as the graphite shown in Figure 1 [2]–
[4], transition metal oxides [5], [6] and general bulk properties
of solids [7].
A prime trend in HPC field is the increase in parallelism
available on a single SMP node. The average number of
nodes of big clusters has not increased in recent years but the
compute capacity of a node has been increasing through more
cores, multiple hardware threads per core, and wider SIMD
units. The many-core architecture expands the parallelism
on a node dramatically. For example, the second generation
Intel R© Xeon PhiTM processors, formerly codenamed Knights
Landing (KNL) [8], have up to 72 cores, 4 threads per core
and a double-precision SIMD width of 8. Its theoretical peak
is more than 10 times of one IBM Blue Gene/Q (BG/Q) node
of 16 cores, 4 threads per core and a double-precision SIMD
width of 4 [9]. To take full advantage of modern day systems,
it is essential to utilize SIMD units and cache efficiently.
One of the main computational bottlenecks in QMC simula-
tions is the evaluation of N single particle orbitals (SPOs) for
an N -electron system. A B-spline basis is the most efficient
representation for SPOs whose cost per orbital is O(1).
Spline interpolations are widely used in many applications
including classical and quantum molecular dynamics [10] to
lower the cost of complex analytic function evaluations. In
QMC, B-spline based orbitals provide orders of magnitude
better time-to-solution than other standard basis sets such as
Gaussian-type orbitals even for a modest problem size for
the same accuracy. This work presents processes to improve
on-node performance of B-spline evaluation routines in QM-
Fig. 1. (a) DMC charge-density of AB stacked graphite [2] and (b) the
ball-and-stick rendering and the 4-Carbon unit cell in blue.
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CPACK [17]. The random access patterns that are inherent
in QMC make achieving high performance of B-spline based
SPOs on any architecture challenging. Its arithmetic intensity,
FLOPS per bytes, is low and its performance is sensitive to
the memory subsystems – bandwidths and cache levels and
their sizes. We demonstrate how one can achieve efficient
vectorization, optimally utilize the multi-level cache system
and exploit a large number of hardware threads as a proof of
concept.
SIMD and cache utilization: Extensive analysis of QMC-
PACK simulations reveals that SIMD efficiency is low except
for B-spline evaluations in intrinsics and BLAS/LAPACK
routines that are available in optimized libraries, such as Intel
MKL [11]. The abstractions for 3D physics, defined in array-
of-structures (AoS) formats, such as representing positions
for N particles with R[N][3] data layout, are primarily
responsible for the low SIMD efficiency. AoS representations
for physical entities are logical for expressing concepts and
have been widely adopted in HPC applications. However, the
computations using them are not efficient on modern CPUs.
Implementing “hotspots” using architecture-specific intrinsics
is possible but it is not scalable nor portable. Also currently,
without any cache-blocking optimizations, the working set fall
out of cache for large problems, causing low cache uitlization.
Our goal is to transform all QMCPACK core routines to
increase on-node performance and science productivity, while
minimizing the development cost, and this work presents the
first most important step to achieve the goal.
Beyond walker parallelism: The common parallelization
strategy in QMC is distributing walkers (Monte Carlo sam-
ples) among Np tasks, where Np is the number of parallel
processing units for a simulation. The OpenMP/MPI hybrid
programming model adopted in QMCPACK has proven to
be very effective on clusters of multi-core shared-memory
processor (SMP) nodes. It minimizes the memory footprint
per MPI task, and improves the overall parallel efficiency
by considerably reducing collective communication time at
a large task count [12]. However, the cost of processing
each walker increases as O(N3) or higher for an N -electron
system. Also, the overall memory usage on a node increase
as O(NwN2) for Nw walkers. This makes it essential to
parallelize the execution of each walker for reducing the
total time to solution (Ttot) and memory footprints; hence,
expanding the applicability of QMC methods to larger system
sizes. We implement efficient nested threading for B-spline
based SPO evaluations, paving the way towards reducing Ttot
and enabling strong scaling of QMC simulations.
Contributions and results: The two main contributions of
this work are (i) node-level optimizations to improve single
node efficiency in a portable fashion, without the use of pro-
cessor specific intrinsics and (ii) parallelization of the orbital
evaluations for each walker to reduce the time-to-solution in
the strong-scaling runs. We develop simplified QMC codes
(miniQMC) to facilitate rapid prototyping and benchmarking.
They capture the computational and data access patterns and
have similar profile of common QMC workloads on a SMP
node. We demonstrate the impact of our optimizations on four
distinct cache-coherent architectures with extensive analysis
and on a wide range of problems, starting from 64-carbon
(128 SPOs) to 2048-carbon (4096 SPOs) systems. Finally, we
employ the roofline model analysis to quantify the relative and
absolute performance impact from the optimizations.
The key accomplishments of this work are as follows.
We apply data layout transformation from array-of-structures
to structure-of-arrays (SoA) to increase SIMD efficiency
and bandwidth utilization. We implement “tunable tiling” or
AoSoA transformation to achieve efficient cache utilization
allowing sustained throughput across problem sizes. The ob-
tained optimal tile size is independent of the problem size and
can be tuned once for a specific architecture with miniQMC.
These optimizations result in up to 5.6x(KNL), 5.7x(KNC),
10x(BDW) and 9.5x (BG/Q) speedups of B-spline routines.
We provide an efficient nested threading implementation for
each walker (Monte Carlo unit) and demonstrate more than
14x reduction in the time-to-solution on 16 KNL nodes.
The optimizations discussed in this publication are broadly
applicable to many HPC applications for increasing the utiliza-
tion of wide SIMD units and caches. In addition to B-spline
kernels, we also implement them in miniQMC for optimizing
the other time consuming QMC kernels. With the combined
work, we obtain greater than 4.5x speedup of miniQMC on
KNL and BDW processors.
To faciliate easy transition of performance gains proven in
miniQMC to QMCPACK, we take help of object oriented pro-
gramming. We design and implement SoA container classes
for particle abstractions in 3D and develop classes hiding
the low-level computational engines for SIMD and memo-
ry/cache optimizations from the application-level classes. The
optimized kernels of miniQMC will directly be called from
QMCPACK driver routines to transfer the performance gains.
II. RELATED WORK
To conduct cutting edge scientific research on material sci-
ence, QMCPACK has been deployed on the current genera-
tion of leadership supercomputers, Mira (IBM Blue Gene/Q)
at Argonne National Laboratory and Titan (AMD Opteron
CPUs and NVIDIA Tesla K20 GPU) at Oak Ridge National
Laboratory. As the most performance-critical component in
QMCPACK, 3D B-splines orbitals have been extensively op-
timized over the years [13] [14]. The highly optimized routines
evaluating B-spline SPOs are implemented in QPX intrinsics
[15] on BG/Q, SSE/SSE2 intrinsics on x86 and in CUDA [16]
to maximize single-node performance. The QPX and CUDA
versions have adopted SoA data layout and FMA instructions
to achieve high memory bandwidth utilization and FLOP rates.
The single precision was first implemented in QMCPACK
GPU port with significant speedups and memory saving and
later introduced to the CPU version. Multiple algorithms using
loop transformations and unrolling have been developed. The
QMCPACK build system allows selecting precision and the
optimal algorithms and implementations at compile time.
The baseline of this work uses the latest optimized im-
plementations in C/C++ in the official QMCPACK distri-
bution [15], [17]. Extensive studies in the data transforma-
tions to maximize SIMD efficiency on Intel R© Xeon PhiTM
(co)processors and nested parallelisms are available [18]–[21].
III. QMC AND B-SPLINE-BASED SPOS
In quantum mechanics, all physically observable quantities for
a system containing Nel particles can be computed from the
3Nel-dimensional wave function, Ψ(r1, . . . , rNel). The Slater-
Jastrow trial wave functions ΨT , commonly used in QMC
applications for solving electronic structures, are the product
of Slater determinants of single-particle orbitals (SPOs) and a
Jastrow factor:
ΨT = exp(J)D
↑({φ})D↓({φ}), (1)
with Nel = N↑ +N↓ for ↑↓ spins. For the rest of the paper,
we assume Nel = 2N , D↓ = D↑. Here, {φ} denotes a set of
SPOs and
D = det[A] = det
∣∣∣∣∣∣∣
φ1(r1) · · · φ1(rN )
...
...
...
φN (r1) . . . φN (rN )
∣∣∣∣∣∣∣ , (2)
which ensures the antisymmetric property of a Fermionic wave
function upon exchange of a pair of electrons. The Jastrow
factors, which are factorized for computational efficiency,
describe the dynamic correlation, whereas static correlation
is described by the Slater determinants.
In the diffusion Monte Carlo algorithm (DMC), an ensemble
of walkers (population) is propagated stochastically from
generation to generation, where each walker is represented by
R. In each propagation step, the walkers are moved through
position space by (i) a drift-diffusion process. Once a new
configuration is sampled, the physical quantities (observables)
such as the kinetic energy and Coulomb potential energies are
computed for each walker, (ii) a measurement stage. Finally,
the ensemble averages of the observables and trial energy ET
are computed and depending on the energy of a walker relative
to ET , each walker may reproduce itself, be killed, or remain
unchanged by a (iii) branching process.
The particle-by-particle moves we employ change only one
column of the A matrices at a time and the ratio can be
computed as
det[A′ ]
det[A] =
N∑
n
φn(re) ∗ A−1(n, e). (3)
When the move is accepted, we employ a rank-1 update of
A−1 using the Sherman-Morrison formula. This allows the
inverse to be updated in O(N2) time rather than O(N3) time
for a full inversion and the ratios in O(N). The computations
of the many-body gradients and laplacian use the same ratio
formula as
∇det[A′ ]
det[A] =
N∑
n
∇φn(re) ∗ A−1(n, e). (4)
Fig. 2. The piecewise cubic polynomial basis functions (a) 1D and (b) 2D.
The cost to compute the value of a φ scales linearly with the
number of basis function evaluations which tends to grow with
the system size. This amounts to O(N2) cost for each particle
move and in total SPO evaluations scale as O(N3) per Monte
Carlo step. For this reason, it is efficient to use a localized
basis with compact support. In particular, 3D tricubic B-splines
provide a basis in which only 64 elements are nonzero at any
given point in space [13], [22] and have complexity of O(1).
The one-dimensional cubic B-spline is given by,
f(x) =
i+2∑
i′=i−1
bi
′,3(x) pi′ , (5)
where bi,3(x) are the piecewise cubic polynomial basis func-
tions and i = floor(∆−1x), the lower bound of x for a
grid spacing ∆. Figure 2(a) shows the four basis functions
contributing to the values at 0 ≤ x < 1 when ∆ = 1.
Constructing a tensor product in each Cartesian direction, we
can represent a 3D orbital as
φn(x, y, z) =
i+2∑
i′=i−1
bi
′,3
x (x)
j+2∑
j′=j−1
bj
′,3
y (y)
k+2∑
k′=k−1
bk
′,3
z (z) pi′,j′,k′,n.
(6)
This allows for rapid evaluation of each orbital in constant
time. Furthermore, the basis is systematically improvable with
a single spacing parameter, so that the accuracy is not com-
promised. The coefficients {p} are the interpolation tables for
each orbital and remain constant throughout the simulations.
The use of 3D tricubic B-spline SPOs greatly improves
the time-to-solution. For a typical modest example problem
with 32 electrons, the speed up of B-spline is more than
six-fold over an equivalent Plane-Wave (PW) basis set. The
advantage of the B-spline SPOs grows as the system size
grows. This computational efficiency comes at the expense of
increased memory use. To keep the memory footprints small,
QMCPACK uses hybrid parallelism with OpenMP/MPI where
all the threads share the read only coefficient table.
IV. BASELINE AND MINIQMC
We use the CORAL benchmark 4x4x1 problem [23] to estab-
lish the baseline performance. This benchmark represents typ-
ical QMC workloads on current generation of HPC systems. It
solves 256 electrons of 64-atom AB-stacked graphite system
consisting of 4 by 4 periodic images of the 4-atom unit cell,
shown in blue in Fig. 1(b). It defines the grid sizes Nx=Ny=48
and Nz=60 of N=128 orbitals. The details of the systems
TABLE I
SYSTEM CONFIGURATIONS.
BDW KNC KNL BG/Q
Processor E5-2697v4 7120P 7250P PowerPC A2
# of cores 18 61 68 17
Hyperthreading 2 4 4 4
SIMD width(bits) 256 512 512 256
Freq. (GHz) 2.3 1.238 1.4 1.6
L1(data) 32 KB 32 KB 32 KB 16 KB
L2 (per core) 256 KB 512 KB 1 MB
Per tile
LLC (shared) 45 MB 32 MB
Stream BW(GB/s) 64 177 490 28
used are listed in Table I. Systems are described in section VI,
containing the experiments. Intel R© C++ Compilers1 version 16
update 2 are used on Intel platforms [24] and IBM XL C/C++
12.1 is used on BG/Q [25]. Also, we use Intel R© VTuneTM
Amplifier 2016 (VTune) [26] advanced hotspot profiling on
Intel platforms and HPCToolkit [27] on BG/Q for run time
estimation. Hyperthreading is beneficial and is used for the
runs in Table II and the data presented in this work.
Table II shows the profile of the benchmark with publicly
released QMCPACK [17] on single nodes. The main computa-
tional groups are B-splines, distance tables and one-body and
two-body Jastrow evaluations. Their total amounts to 60%-
80% across the platforms. Rest of the time is mostly spent
on the assembly of SPOs using B-spline outputs, determinant
updates and inverses. The optimization steps mentioned in
Sec. II and QPX specializations accounted to reduce the B-
spline share of the profile from 22% to 11% on BG/Q.
In parallel optimization efforts, we optimize Distance-Tables
1 Optimization Notice: Intel’s compilers may or may not optimize to
the same degree for non-Intel microprocessors for optimizations that are
not unique to Intel microprocessors. These optimizations include SSE2,
SSE3, and SSSE3 instruction sets and other optimizations. Intel does not
guarantee the availability, functionality, or effectiveness of any optimization
on microprocessors not manufactured by Intel. Microprocessor-dependent
optimizations in this product are intended for use with Intel microprocessors.
Certain optimizations not specific to Intel microarchitecture are reserved
for Intel microprocessors. Please refer to the applicable product User and
Reference Guides for more information regarding the specific instruction sets
covered by this notice.
TABLE II
SINGLE NODE RUN TIME PROFILE IN % OF THE 4X4X1 CORAL
BENCHMARK FOR PUBLICLY AVAILABLE QMCPACK
BDW KNC KNL BG/Q
B-splines 18 28 21 22
Distance Tables 30 23 34 39
Jastrow 13 19 19 21
# cores used 18 60 64 16
OpenMP threads 36 240 256 64
TABLE III
PROFILE FOR MINIQMC (EQUIVALENT TO TABLE II) WITH THE
OPTIMIZED DISTANCE-TABLES AND JASTROW KERNELS.
B-splines Distance Tables Jastrow
KNL 68.5 20.3 11.2
Intel R© Xeon R© E5-2698 v4 55.3 22.6 22.1
1 //Number of splines = N, iterations = niters
2 //random samples = ns = 512
3 //dimensions of 3D position grid (nx, ny, nz)
4
5 using Pos3=float[3];
6 class WalkerAoS {T v[N], g[3*N], l[N], h[9*N];};
7
8 //Create and init read only 4D table P once.
9 BsplineAoS bSpline(nx, ny, nz, N);
10
11 //Create and run walkers in parallel.
12 #pragma omp parallel
13 {
14 //Contains private copy of outputs.
15 WalkerAoS w;
16
17 // generate random samples for testing.
18 Pos3 vPos[ns], vglPos[ns], vghPos[ns];
19 generateRandomPos(vPos, vglPos, vghPos, ns );
20
21 for(int i=0; i<niters; i++){
22 for ( int j=0; j < ns; j++ )
23 bSpline.V(vPos[j],w.v);
24 for ( int j=0; j < ns; j++ )
25 bSpline.VGL(vglPos[j],w.v,w.g,w.l);
26 for ( int j=0; j < ns; j++ )
27 bSpline.VGH(vghPos[j],w.v,w.g,w.h);
28 }
29 }
Fig. 3. Simplified miniQMC only containing B-spline evaluations.
and Jastrow kernels with the SoA transformation of particle
position abstractions and with other algorithmic improve-
ments. With these, B-spline routines consume more than 55%
of run time for miniQMC as shown in table III.
Figure 3 shows the pseudocode for simplified miniQMC
that captures the essential computations involving B-spline
evaluations. An object named bSpline, of BsplineAoS class
is created at L10, which creates and initializes 4D coefficient
array P with dimensions [nx][ny][nz][N]. This read only
P array is shared by all the threads through bSpline object.
Independent Monte Carlo units called walkers, are created
using pragma omp parallel at L13. To imitate the random
access nature of QMC, each walker generates ns random
positions (x,y,z) (shown on L18) for each of the three B-
spline kernels, namely V, VGL and VGH. Each walker creates an
object w of WalkerAoS class (shown on L16) which contains
its own copy of output arrays. With the generated random
positions, each walker fills up these output arrays. The iteration
loop at L20 represents working through multiple generations
of Monte Carlo simulation.
The pseudocode in Fig. 4 shows the kernel of VGH which
computes N values, gradients (real 3D vectors) and Hessians
(symmetric 3D tensors). A total of 13N output components are
evaluated. The input position (x,y,z) is random and provided
by the miniQMC driver (Fig. 3 at L22, L24 and L26) to mimic
QMC random moves by the quantum forces. The outputs v,g
and h passed as parameters to the function call, are the starting
addresses of the particle attributes, V[N] (values) and AoS
types of G[N][3] (gradients) and H[N][3][3] (Hessians).
Gradients (Hessians) are the first (second) derivatives with re-
spect to the particle position and are used to compute quantum
forces and Laplacians. The allocation of the P coefficient array
(a) class BsplineAoS {
T P[Nx][Ny][Nz][N]; // read only and shared among threads.
void VGH(T x, T y, T z, T* v, T* g, T* h) {
//compute the lower-bound index i0,j0,k0
//compute prefactors using (x-x0,y-y0,z-z0)
f o r(int i=0; i<4; ++i)
f o r(int j=0; j<4; ++j)
f o r(int k=0; k<4; ++k) {
const T* p=P[i+i0][j+j0][k+k0];
#pragma omp simd
f o r(int n=0; n<N; ++n) {
v[n] += F(p[n]);
g[3∗n+0]+=Gx( p[n]);g[3∗n+1]+= Gy( p[n]);
h[9∗n+0]+=Hxx(p[n]);h[9∗n+1]+= Hxy(p[n]);
... }}}
};
(b) class BsplineSoA {
T P[Nx][Ny][Nz][N]; // read only and shared among threads.
void VGH(T x, T y, T z, T* v, T* g, T* h) {
//compute the lower-bound index i0,j0,k0
//compute prefactors using (x-x0,y-y0,z-z0)
T *gx=g, *gy=g+N, *gz=g+2*N;
T *hxx=h,*hxy=h+N,*hxz=h+2*N,
*hyy=h+3*N,*hyz=h+4*N,*hzz=h+5*N;
f o r(int i=0; i<4; ++i)
f o r(int j=0; j<4; ++j)
f o r(int k=0; k<4; ++k) {
const T* p=P[i+i0][j+j0][k+k0];
#pragma omp simd
f o r(int n=0; n<N; ++n) {
v[n]+= F(p[n]);
gx[n] += Gx(p[n]); gy[n]+= Gy(p[n]);
hxx[n]+= Hxx(p[n]); hxy[n]+= Hxy(p[n]);
... }}}
};
Fig. 4. VGH using the Gradients and Hessians (a) in AoS memory layout and (b) in SoA memory layout.
is done as 1D array and uses an aligned allocator and includes
padding to ensure the alignment of P[i][j][k] to a 512-bit
cache-line boundary. All the computations in miniQMC are
performed in single precision.
In 4D memory space, accesses to P start at a random input
grid point P[i0][j0][k0] that satisfies xi0 ≤ x < xi0+∆x,
for ∆x the grid spacing in x-direction. The same conditions
apply to y and z. Total of 64 input streams are issued to access
N coefficient values. In total, 64N stride-one reads and 13N
mixed-strided accumulations are executed for each random
input point. For large problems, the arithmetic intensity is
low at 1 FMA for each accumulation of the output value and
therefore, memory bandwidth plays a critical role in deciding
the throughput of the B-spline routines. The cost of computing
{b} at (x,y,z) in Eq. 6 is amortized for N , which had big
impact on the performance of scalar processors.
Functions V and VGL differ from VGH by how many com-
ponents are computed, while having the same computational
and data access patterns. Based on the simulation cell type,
either VGH or VGL is used. V is used with pseudopotentials for
the local energy computation. For the graphite systems, VGH
is used during the drift-diffusion phase. Multiple versions of
B-spline implementations are available in QMCPACK and we
use the optimized CPU algorithm [15] as the baseline.
V. OPTIMIZATIONS AND PARALLELIZATION
In this section, we describe the process and techniques to
optimize B-spline kernels with SOA and AoSoA data layout
Fig. 5. Data access pattern of read-only B-spline coefficients P at a random
position (x, y, z) and j0=floor(y/∆y) etc.: (a) current einspline library and
(b) AoSoA implementation. The outermost x dimension is not shown.
transformations. Further, we describe the nested threading
implementation, which helps reducing time to solution and
memory footprints.
A. AoS-to-SoA transformation of outputs
Aligned data objects and contiguous accesses for reading and
writing are essential for efficient vectorization. The innermost
loop in Fig. 4(a) runs over number of splines N and provides
sufficient work for efficient SIMD parallelism. Vectorization
of this inner most loop results in streamed unit stride accesses
of read only P array. However, accesses to the g(h) array
have a 3(9)-strided pattern due to the AoS of the particle
abstractions in 3-dimensional space. For example, g assumes
the internal ordering of the gradients in [xyz|xyz|..|xyz]
sequence. These strided accesses result in gather and scatter
instructions, which are less efficient than contiguous loads and
stores and reduce SIMD efficiency. A better way to store
this data is in a structure-of-arrays (SoA) format and use
three separate streams for each component. It lets us align
the individual output streams for efficient loading and storing
and also eliminates the need to use gather/scatter instructions.
Figure IV shows the pseudocode with AoS-to-SoA data
layout transformation of the gradient and Hessian arrays.
BsplineSoA class replaces BsplineAoS class in this opti-
mized version for Fig. 3. This class uses three separate streams
for the gradient vector and 6 streams for the Hessian tensor.
Only a few components are shown for brevity. A minor change
is made to exploit the symmetric nature of the Hessian, which
results in a total of 10 (1+3+6) output streams instead of 13 for
the baseline. To help the compiler auto-vectorize and ignore
any assumed dependencies, we place #pragma omp simd
(OpenMP 4.0) on top of the inner most loop. Also, we inform
the compiler about the alignment of output and input arrays
using directives. These changes lead to efficient vectorization
over N and ensure stride-one accesses to both P and the
output arrays. In addition to the AoS-to-SoA transformation,
we do a few other optimizations to the VGL function which
are already present for VGH ; such as unrolling the loop over
the z dimension, and move the allocation of temporary arrays
of the baseline code out of the loops.
Data-layout transformations from AoS to SoA are com-
monly employed by HPC applications on Intel R© Xeon PhiTM
[18], [19] and have been shown to be essential on the proces-
sors with wide SIMD units. The same transformation boosts
performance of the other critical computational steps involving
distance tables and Jastrow of QMCPACK. To minimize the
impact on theoretical development, it is important to be able to
implement the data layout transformation with minimal source
code changes. To achieve this while keeping the performance
penalty low, we only modify the code in performance critical
regions to explicitly use the SoA containers representing
abstractions for particle positions, and overload their square
bracket operators to return the particle positions at an index,
in the current AoS format. This lets us keep the internal data
layout in SoA format and allows the use in both AoS and
SoA formats. Other HPC codes written with object oriented
programming can take advantage of this technique to gain
performance with minimal programming efforts.
B. AoSoA transformation (“tiling”)
Efficient cache utilization is critical in getting high perfor-
mance on large cache-based architectures. To realize this, tiling
or blocking optimizations have proven to be highly effective in
many grid-based applications [18]. This is also probably one
of the most difficult and a tricky one to implement in a way
that allows maximizing performance. We present our method
of tiling proven to be efficient for B-spline routines in QMC.
Simulating periodic images of a primitive unit cell for the
SPOs involves keeping the grid Ng = (nx, ny, nz) constant
and increasing the number of splines N , for solving larger
systems. Accesses to the read only 4D coefficient array P
are random, limiting the cache reuse. The working set size in
bytes for this single precision (SP) array is 4NgN , making it
too big to fit in to even last level caches, for typical Ng values.
Also, output working set size grows with N ; for example, full
SP output working set size in bytes for VGH is 40NNw, for
Nw walkers. For big N, these arrays fall out of caches. We
apply AoSoA transformation or tiling optimization to increase
performance by better cache utilization.
After the SoA transformation, the spline dimension N
becomes the innermost and contiguous dimension for both
the input and output arrays. We tile both, input 4D coefficient
array P and the output arrays, along the spline dimension N .
We create arrays of BsplineSoA and WalkerSoA objects,
effectively splitting the coefficients P and outputs along N in
M groups. We use Nb = N/M as the tile size. Tiling of P
array is pictorially shown in Fig. 5(b). Figure 6 is a pseudo user
code using M BsplineSoA and WalkerSoA objects with
Nb as the spline dimension. Object oriented programming
in QMCPACK allows us to use the SoA data containers
developed for the previous section without any modification.
The AoSoA transformation enhances spatial and temporal
locality by reducing working set size. The VGH working set
size becomes 4NgNb and 40NwNb in bytes for inputs and
outputs respectively. It allows the output working set to be kept
1 i n t Nb = N/M; // tile size.
2 c l a s s WalkerSoA {T v[Nb], g[3*Nb], l[Nb], h[6*Nb]};
3 // SoA object array containing P[nx][ny][nz][Nb]
4 BsplineSoA bs[M](Nb);
5
6 // Parallel region for creating walkers.
7 #pragma omp parallel {
8 WalkerSoA w[M](Nb);
9 #pragma omp parallel f o r
10 {
11 f o r( i n t t=0; t<M; ++t)
12 f o r( i n t j=0; j<ns; j++)
13 bs[t].VGH(vghPos[j], w[t].v, w[t].g, w[t].h);
14 }}
Fig. 6. A pseudocode with tiling and nested threading.
in cache for accelerated reduction operations for appropriate
Nb values. Also, the tiled P array can stay in shared LLC
(if available) for small Nb values. In addition, this AoSoA
transformation exposes parallelism that will be utilized to
shorten computational time in the strong-scaling sense.
C. Exposing Parallelism Within Walker Update
Moving forward, exposing parallelism within a walker and
increasing scaling to more nodes, are becoming necessary i) to
solve problems faster and ii) to reduce memory footprints. The
AoSoA data layout transformation described in the previous
subsection exposes natural parallelism of B-spline operations.
Each tile containing BsplineSoA and WalkerSoA objects
shown in Fig. 6 can be executed independently, without any
synchronization. The line 9 in Fig. 6 shows a method for
exploiting this parallelism using #pragma omp parallel
for. The implementation in miniQMC adopts an explicit data
partition scheme by assigning nth threads for each walker and
distributing M objects among nth threads. This avoids any
potential overhead from OpenMP nested run time environment
and sets the maximum performance that can be obtained
with our cache-and-threading optimizations. The pseudocode
in Fig. 6 is representative of the one shown in Fig. 3, with the
tiling and threading optimizations and omission of redundant
details including the calls to VGL and V routines.
This parallelization strategy over M independent objects
keeps the benefits of smaller working sets, enabling efficient
cache utilization. Also, independent execution of the tiles
eliminates any potential overhead of synchronization. The
working set size in bytes for VGH becomes 4NgNbnth (inputs)
and 40NwNbnth (outputs). For the strong scaling runs, we
decrease Nw by nth factor, keeping the output working set size
same. Alternate approach explored for the nested threading
includes threading over the innermost N dimension, without
tiling. This approach does not reap the benefits of smaller
working sets for efficient cache utilization and performs worse
than the approach chosen here. We plan to extend this AoSoA
design to parallelize other parts of QMCPACK and are evalu-
ating various parallel algorithms and run time.
VI. EXPERIMENTS AND RESULTS
Our experiments2 are carried out on four different shared mem-
ory multi/many-core processors, 18-core single-socket Intel R©
Xeon R© processor E5-2697v4 (BDW), the first generation
Intel R© Xeon PhiTM coprocessor 7120P (KNC), the second
generation Intel R© Xeon PhiTM processor 7250P (KNL), and
IBM Blue Gene/Q (BG/Q). Details of these systems are shown
in Table I. As will be discussed, the performance of miniQMC
and QMCPACK are highly sensitive to the memory bandwidth
and cache types and cache sizes and they are deciding factors
for our optimization strategy. The computations on KNL are
performed in quad cluster mode and flat memory mode.
Memory footprints for all problem sizes are less than 16GB, so
we exclusively use MCDRAM with numactl -m 1 command
with the executables. No code modification is made to manage
allocation other than using the cache-aligned allocators.
For the analysis, we vary N , the number of splines, from
128 to 4096, from current day problems to large problems
planned as the grand-challenge on pre-exascale systems. The
grid size is kept constant at Ng = 48 × 48 × 48, simulating
periodic images of the primitive unit cell for the SPOs, e.g.,
the blue box in Fig. 1(b). The tile size Nb is a tunable
parameter on each system. We plan to provide an auto-tuning
capability using miniQMC to guide the production runs similar
to FFTW’s solution using wisdom files [28].
We use T for the throughput per node, a QMC specific
metric (operations/sec) to compare performance across
problem sizes and processors. T represents the work done on
a node per second and is computed as TX = NwN/tX, where
tX is the total time for X = V, VGL or VGH. It is directly
related to the efficiency of QMC simulations using B-spline
SPOs. For the ideal performance, T should be independent of
N and the grid sizes Ng = (nx, ny, nz). Higher T indicates
both a more powerful node, e.g., KNC vs KNL, and the higher
efficiency of the implementations. The speedup is the ratio
of T s before and after optimizations using the same number
of nodes. As pointed out before, QMCPACK implementation
does very little communication across nodes and the parallel
efficiency with MPI is excellent. This way, we can reliably use
the single-node performance for the comparisons. We choose
Nw= 36 (BDW), 240 (KNC), 256 (KNL) and 64 (BG/Q),
corresponding to 1 walker per thread on each system, as used
in current QMC simulations.
The rest of the section presents the performance evolution
with the processes detailed in Sec. V. We focus on the
throughput of VGH for the analysis. Memory bandwidth usage
2 Software and workloads used in performance tests may have been
optimized for performance only on Intel microprocessors. Performance tests,
such as SYSmark and MobileMark, are measured using specific computer
systems, components, software, operations and functions. Any change to
any of those factors may cause the results to vary. You should consult
other information and performance tests to assist you in fully evaluating
your contemplated purchases, including the performance of that product
when combined with other products. For more complete information visit
www.intel.com/benchmarks.
Intel, Xeon, and Intel Xeon Phi are trademarks of Intel Corporation in the
U.S. and/or other countries.
is a key indicator of the efficiency. We measure the bandwidth
utilization on KNL using VTune. The performance character-
istics of VGL is similar to those of VGH on each system and
therefore, only the final data for VGL are presented. Kernel V,
having a single floating point output array do not need SoA
data layout and only benefits with the AoSoA transformation
and the nested threading versions.
A. Aos to SoA Data Layout Transformation
Figure 7(a) presents the performance before and after the
AoS-to-SoA transformation of output arrays, showing 2-4x
speedups for small to medium problem sizes on the Intel
processors. We estimate the current gain with vectorization on
KNL, of an implementation by comparing T s without auto-
vectorization and with vectorization by the compiler. We call
it as vector efficiency in the following text. We use -no-vec
-no-simd -no-openmp-simd to turn off auto-vectorization
by the Intel compilers. For a small problem such as 256,
the vector efficiency is low at 1.2x with the AoS datatypes.
In contrast, this efficiency with SoA objects is greater than
4. The read bandwidth utilization increases to sustained 238
GB/s from 60-98 GB/s. KNC gets the biggest boost with
the AoS-to-SoA transformation being an in-order processor
with high memory bandwidth. This SoA technique is currently
implemented in the QPX version for BG/Q, leading to 2.2x
speedup. However, this intrinsics solution is not portable and
more importantly, not needed with the transformation.
The AoS-to-SoA transformation achieves good speedups for
small to medium problem sizes but, its effectiveness dimin-
ishes as N increases beyond N=512. Almost no speedup is
obtained on KNC and KNL at N=2048 and 4096. The sizes of
L1/L2 caches are mainly responsible for the poor performance
at large N . Output arrays fall out of caches for large N
values. This is confirmed with VTune analysis on KNL: the
write bandwidth usage increase to 177 GB/s at N=4096 from
38 GB/s at 256. The drop in T with increase in N is less
severe on BDW with the large shared L3 cache. Nevertheless,
the absolute performance goes down for the big problems on
all the cache-based systems, we have tested. To solve this
problem, we apply an AoSoA data layout transformation.
B. AoSoA Data Layout Transformation or Tiling
The Array-of-SoA data layout transformation is a cache-
blocking optimization. We break up the problem into M
“active” working sets to make them fit in caches. Please note
that, we divide the working set across the spline dimension
N , which is common to both the inputs and outputs. Output
arrays get split and fit in to caches for efficient reduction
operations. Input four dimensional coefficient array P which
is shared among all the threads, also gets split across its
innermost dimension. This allows it to fit in the big last level
caches. As shown in Fig. IV, access to P array although
random but, exhibit small amount of spatial locality across x, y
and z dimensions. This tiling method also shortens the stride
for outer dimensions, increasing cache reuse and possibly
avoiding page faults for big grid sizes Ng and large N .
Fig. 7. VGH throughput (operations per second), higher the better with (a) AoS-to-SoA and (b) SoA-to-AoSoA (tiling) data layout transformation. (c)
Performance of AoSoA at N = 2048 with Nb tile size, along N (linear dimension).
Figure 7(c) shows VGH performance with the increasing tile
size for N=2048. Starting at Nb = 16, we explore tile sizes in
the multiple of two till Nb = N and call Nb with the highest
throughput as the optimal tile size.
A striking feature for BDW is the peak at Nb = 64. The
entire single precision working set of roughly 28MB, including
P array of 4NgNb bytes and the output of 40NwNb bytes fit in
the 45MB L3 cache. The volume for the input working set at
Nb = 128 of roughly 56MB, exceeds the L3 size and therefore,
VGH becomes memory bandwidth limited for Nb > 64. BG/Q
having shared L2 of size 32MB, can hold 28MB of working
set; hence also has a peak performance at Nb = 64. Intel R©
Xeon R© processors with shared LLC behave similarly.
In contrast, KNC and KNL do not show the same pro-
nounced peak. Although L2 caches are kept fully coherent
among cores, but they are private to cores on KNC and to
tiles with two cores on KNL. Due to random accesses of the
large P array, private L2 caches may contain duplicate copies
of elements at any point of time. The duplication reduces the
effective size for L2 cache. Even for Nb = 16 tile size, the
input working set size is 7MB, which may not allow it to fit
in to their L2. For KNC and KNL, a performance peak is
obtained at Nb = 512. The improvement comes from fitting
output arrays in cache, allowing efficient reduction operations
over 64 grid points. The performance goes up as Nb increases
till Nb = 512, reflecting the amortized cost of redundant
computations of the prefactors for the same random position.
Figure 7(b) presents VGH performance before and after the
AoSoA transformation, showing significant improvement for
N=2048 and 4096. We use the obtained optimal Nb on each
platform: Nb=64 on BDW and 512 on KNC and KNL. With
tiling, we obtain sustained throughput across the problem sizes
on all the cache-based architectures we have tested. On BDW
and BG/Q with the shared LLC, Nb=64 gives the speedups
of 1.2-2.5 (BDW) and 1.2-1.5 (BG/Q) across all the problem
sizes. The speedups on KNC and KNL are obtained with
Nb=512. With the optimal Nb=512 on KNC and KNL, output
arrays stay in L1/L2 caches and the write-bandwidth decreases
from 177 GB/s to 43 GB/s even for N=4096. The vector
efficiency also increases from 2.5x to 4.2x.
Figure 8 summarizes the performance improvement on KNL
for all the three functions V, VGL and VGH with the AoSoA
transformation. Speedups are computed keeping the current
AoS implementation in C/C++ in QMCPACK distribution
as reference. AoS-to-SoA transformation does not apply to
V and it only gets speedup with tiling. Speedup for VGL
includes performance gain from the basic optimizations stated
earlier, which are in addition to the AoSoA optimization; and
provide greater overall speedup. Our optimizations boost the
throughput by 1.85x(V), 6.4x(VGL) and 2.5x(VGH) on a node
at N = 4096.
In QMCPACK, each thread owns a ParticleSet object
and can benefit from keeping it in cache during the entire run.
This AoSoA approach will facilitate similar cache-blocking
efficiency in the full application. The optimal tile size Nb is
independent of problem size N for a particular cache-based
architecture and can be estimated based on the cache sizes
present and their sharing properties. For the production runs,
Nb can be tuned once for each architecture using miniQMC,
making the new algorithm cache-oblivious for any N and Ng .
C. Exploiting Parallelism within Walker Update
Extending parallelism beyond the parallelization over walkers,
is a necessary step to scale out to more nodes, reducing
the time-to-solution and the memory footprints. We use nth
threads for each walker update and reduce the number of
walkers on a node by the same factor. This allows us to scale
the same problem size from one node to nth nodes. This is
well justified since the MPI efficiency remains perfect up to
1000s of nodes on multiple HPC systems [12].
Performance with the nested threading again heavily de-
pends on cache system properties. The optimal tile sizes for
Fig. 8. Normalized speedup on KNL with original AoS version as reference.
Intel R© Xeon R© and BG/Q processors are determined mainly by
the input working set size 4nthNgNb (bytes). This increases
with nth, reducing the optimal tile size by the same factor
and limiting the scalability. For N = 2048, scaling on these
platforms are limited to only 2 threads per walker for close
to 80% parallel efficiency. For KNC and KNL, the optimal
tile size is determined by the output working set size; for VGH
40nthNwNb bytes. This remains constant due to the decrease
in Nw by the same nth factor; keeping the optimal tile size
same. This allows for strong scaling with nearly ideal parallel
efficiency till nth = N/Nb for the optimal Nb. Beyond that,
the scaling depends on the performance with smaller non-
optimal tile sizes. For N = 2048, scaling on KNC is limited
to 8 threads per walker corresponding to Nb = 256 for close
to 80% parallel efficiency.
Figure 9 presents the speedup of the three B-spline kernels
in miniQMC on KNL at N=2048 with respect to nth. The total
number of walkers per node and memory usage are reduced by
the same nth factor. The optimal configuration of the AoSoA
version is used as the reference for computing speedups
with Nb=512, Nw=256 and nth=1. The parallel efficiency
for nth=16 is greater than 90%, even though Nb=128 is
smaller than the optimal tile size. For bigger problem size
of N = 4096, we can expect the same parallel efficiency at
32 threads.
VII. PERFORMANCE SUMMARY AND ROOFLINE ANALYSIS
Our optimization processes enhance the utilization of cache
and memory bandwidth on all the four distinct cache-based
architectures, discussed here. The relative impact of each
optimization step, varies depending upon the memory band-
width and cache subsystem properties on each platform, as
summarized in Table IV. The AoS-to-SoA data layout con-
version (Opt A) significantly raises the performance for all
of them. The same is true on GPUs [16]. The cache levels,
sizes and sharing properties play critical roles for the AoSoA
transformation (Opt B). The performance on the systems with
shared LLC (BDW and BG/Q) is the best when a subblock
of the B-spline table can fit into LLC. On Intel R© Xeon PhiTM
(co)processors, AoSoA is an effective cache-blocking method
and helps keep the output arrays in cache for the reduction
Fig. 9. Scaling with respect to the number of threads per walker on KNL.
The tile sizes Nb are chosen to have sufficient number of tiles for nth
TABLE IV
SPEEDUPS OF TIME OF N=2048. OPTIMIZATION STEPS ARE A
(AOS-TO-SOA), B (AOSOA) AND C (NESTED THREADING). THE
SPEEDUPS FOR C INCLUDE THE STRONG-SCALING FACTOR nth .
BDW KNC KNL BG/Q
V A/B 2.0 1.2 1.3 1.3
C 3.4 5.9 18.7 2.0
VGL A 4.2 4.0 5.1 7.4
B 10.2 5.7 5.6 9.5
C 17.2 42.1 80.6 15.8
VGH A 1.7 2.6 1.7 1.9
B 3.7 5.2 2.3 2.7
C 6.4 35.2 33.1 5.2
nth(Nb) for C 2(32) 8(256) 16(128) 2(32)
operations, allowing sustained performance for all problem
sizes. Finally, nested threading (Opt C) is used to exploit a new
parallelism over the AoSoA objects. KNL benefits the most
from Opt C and provides strong scaling of up to 14x with 16
threads on a node with roughly 90% parallel efficiency. Users
can tune nth and the number of nodes to use, to optimize their
productivity, either to maximize the number of simulations per
day (throughput) or minimize the time-to-solution.
Figure 10 presents roofline performance analysis [29] [30]
of VGH at various optimization steps for N=2048 splines.
Intel R© Advisor 2017 [31] is used to compute GFLOPS and
cache-aware arithmetic intensity (AI), FLOPS per Byte, with
static and run-time analysis. The rooflines based on the mea-
sured bounds on BDW and KNL are shown for guidance.
In all cases, the bytes transferred from the main memory
are the same, 64N reads and 10N writes, and the difference
in AI reflects the SIMD efficiency and cache reuse. The AoS-
to-SoA transformation increases the AI as well as GFLOPS as
we eliminate the inefficient gather and scatter instructions for
the strided access to the outputs. The AoSoA transformation
does not affect the AIs but increases the performance with the
optimal tile sizes through the increased cache locality. Higher
bandwidth available with MCDRAM on KNL is critical for
higher performance, as indicated by the best 150 GFLOPS
obtained on DDR with the AoSoA version.
In addition to optimizing B-spline orbital evaluations, we
are applying the techniques described here such as SoA and
AoSoA data layout transformations and nested threading,
for the other compute intensive kernels of miniQMC and
QMCPACK. Combining these optimizations, we get higher
than 4.5x speedup of full miniQMC for a range of problem
sizes on KNL and BDW systems. Our goal is to transfer these
performance gains to QMCPACK with minimal code changes.
Our SoA container classes developed in object oriented C++
and optimized compute kernels will be directly called from
QMCPACK driver code. And, with the use of operator over-
loading feature in C++, non performance critical parts of
QMCPACK require minimal changes for the transition.
VIII. CONCLUSION AND FUTURE WORK
We presented node-level optimizations of B-spline based SPO
evaluations widely used in QMC, on multi/many-core shared
memory processors and nested parallelism implementation,
Fig. 10. VGH roofline performance model for N=2048. Circles denote GFLOPS at the cache-aware AI and X (b) the best performance (AoSoA) on DDR.
enabling strong scaling to reduce memory usage and time
to solution. The techniques described in this work, such as
SoA data layout transformation, cache-blocking and threading
over the AoSoA objects are applicable to a broad range of
algorithms and applications and must be taken into account
for optimizations and code modernization. We are applying
them in full QMCPACK to deliver the performance obtained
in miniQMC and enable breakthrough QMC studies. We
demonstrate the impact of our optimization techniques on
four distinct cache-coherent architectures and on a range of
problem sizes, used in current day simulations to the highly
futuristic ones. Our methods to improve the performance
enable performance portable solutions in QMCPACK and
other QMC applications on current and future cache-coherent
architectures.
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